

DatasheetSDC-MSD40NBT

Version 5.12



REVISION HISTORY

https://www.lairdconnect.com/

1.1 08/08/11 Updated I/O information for select pins in the Pin table 1.2 08/26/11 Added PCM Timing information 1.3 10/05/11 Added PCM Timing information 1.4 10/27/11 Added BT/Antenna note, MSD30A6/MSD40NBT Pin Comparison table, MSD40NBT/T-Board image, MSD40NBT schematic 1.4 10/27/11 Added BT/Antenna note, MSD30A6/MSD40NBT Pin Comparison table, MSD40NBT/T-Board image, MSD40NBT schematic 1.5 12/01/11 General edits including: revisions to PIN table, finalized specifications data, added integration Consideration section 1.6 12/02/11 Updated the MSD40NBT schematic and current Consumption numbers in the Specifications table. Added series resistors information to the "Integration Considerations" section and added product image 1.7 12/23/11 Added revised mechanical drawing 1.8 01/03/12 Updated Specifications table 1.9 02/08/12 Added pin note and power notes 1.10 02/13/12 Updated mechanical drawing with new side view measurement New product photo and new T-Board photo with Rev. 6 device 1.11 02/16/12 Updated mechanical drawings spacer image and transmit power numbers 2.0 6/29/12 Updated mechanical drawings spacer image and transmit power numbers 2.1 7/5/12 Updated Paramsmit Power 2.1 7/5/12 Updated Operating Temperature 3.0 10/15/12 Updated Operating Temperature 3.0 10/15/12 Updated Operating Temperature 3.1 12/4/12 Made corrections to "Recommended Operating Conditions and DC Electrical Characteristics" table 4.0 1/29/12 Updated Schiz frequency and channel data 4.1 1/30/13 Updated Schiz frequency and channel data 4.2 17 May 2013 Added BT Priority Important note to the Block Diagram. 4.3 11.1u/2 2013 Removed references to summitidata.com. Sue White 4.6 26 Feb 2014 Added and Eregarding the following pins: CHIP-PWD_L, SYS_RST_L, BT_ST_L, Onathan Kaye 4.7 19 Mar 2014 Added Approved By column; updated or removed links Sue White	Version	Rev. Date	Change Description	Approved By
1.2 08/26/11 Added PCM Timing information 1.3 10/05/11 Added BT/antenna note, MSD30AG/MSD40NBT Pin Comparison table, MSD40NBT/T-Board image, MSD40NBT schematic 1.4 10/27/11 Added PCM defaults 1.5 12/01/11 General edits including: revisions to PIN table, finalized specifications data, added Integration Consideration section 1.6 12/02/11 Updated the MSD40NBT schematic and current Consumption numbers in the Specifications table; Added series resistors information to the "Integration Considerations" section and added product image 1.7 12/23/11 Added revised mechanical drawing 1.8 01/03/12 Updated Specifications table 1.9 02/08/12 Added pin note and power notes 1.10 02/13/12 Updated Specifications table 1.9 02/08/12 Updated mechanical drawing with new side view measurement 1.10 02/16/12 Updated mechanical drawing spacer image and transmit power numbers 2.0 6/29/12 Updated mechanical drawings spacer image and transmit power numbers 2.1 7/5/12 Updated BT Transmit Power 2.2 7/11/12 Updated Receiver Sensitivity values 2.2 7/11/12 Updated notes regarding CMD pull-ups 2.3 8/15/12 Updated Operating Temperature 3.0 10/15/12 Updated Operating Temperature 3.0 10/15/12 Updated format (converted to Laird) and Mounting section with revised spacer information; Added AS/NZS (lustralia, New Zealand) certifications; Changed pin name of Pin 12 and updated AS/NZS links 3.1 12/4/12 Made corrections to "Recommended Operating Conditions and DC Electrical Characteristics" table 4.0 1/29/12 Updated Receive Sensitivity Data 4.1 1/30/13 Updated SGHz frequency and channel data 4.2 17 May 2013 Added BT Priority Important note to the Block Diagram. 4.3 11 July 2013 Fixed ICC certification error (changed IC ID: 6616A-SDCSSD40L to IC ID: 6616A-SDCMSDAONBT) 4.4 20 Sept 2013 Updated Operating and Storage Temperature Dale Chapman 4.5 11 Oct 2013 Removed references to summitidata.com. Sue White 4.6 26 Feb 2014 Added BT SIG certification section Jonathan Kaye 4.7 19 Mar 2014 Added note regarding the following pins: CHIP_PWD_L, SYS_RST_L, BT_RST_L, And	1.0	08/01/11	Initial Release	•
1.3 10/05/11 Added BT/antenna note, MSD30AG/MSD40NBT Pin Comparison table, MSD40NBT/T-Board image, MSD40NBT schematic 1.4 10/27/11 Added PCM defaults 1.5 12/01/11 General edits including: revisions to PIN table, finalized specifications data, added Integration Consideration section 1.6 12/02/11 Updated the MSD40NBT schematic and current Consumption numbers in the Specifications table; Added series resistors information to the "Integration Considerations" section and added product image 1.7 12/23/11 Added revised mechanical drawing 1.8 01/03/12 Updated Specifications table 1.9 02/08/12 Added pin note and power notes 1.10 02/13/12 Updated mechanical drawing with new side view measurement New product photo and new T-Board photo with Rev. 6 device 1.11 02/16/12 Updated Mechanical drawings spacer image and transmit power numbers 2.0 6/29/12 Updated Receiver Sensitivity values 2.1 7/5/12 Updated Receiver Sensitivity values 2.2 7/11/12 Updated Operating Temperature 3.0 10/15/12 Updated Operating Temperature 3.0 10/15/12 Updated Operating Temperature 3.0 10/15/12 Updated Operating Temperature 3.1 12/4/12 Made corrections to "Recommended Operating Conditions and DC Electrical Characteristics" table 4.0 1/29/12 Updated SGHz frequency and channel data 4.1 1/30/13 Updated SGHz frequency and channel data 4.2 17 May 2013 Added BT Priority Important note to the Block Diagram. 4.3 11 July 2013 Fixed ICC certification error (changed IC ID: 6616A-SDCSSD40L to IC ID: 6616A-SDCMSD40NBT) 4.4 20 Sept 2013 Updated Operating and Storage Temperature Dale Chapman 4.5 11 Oct 2013 Removed references to summitidata.com. Sue White 4.6 26 Feb 2014 Added BT SIG certification esction Updated AS/NZS INST-L, BT_RST_L, Andrew Chen VDDIO_DR 4.8 20 Oct 2014 Updated Hardware Schematic. Andrew Chen	1.1	08/08/11	Updated I/O information for select pins in the Pin table	
MSD40NBT/T-Board image, MSD40NBT schematic 1.4 10/27/11 Added PCM defaults 1.5 12/01/11 General edits including: revisions to PIN table, finalized specifications data, added Integration Consideration section 1.6 12/02/11 Updated the MSD40NBT schematic and current Consumption numbers in the Specifications table; Added series resistors information to the "Integration Considerations" section and added product image 1.7 12/23/11 Added revised mechanical drawing 1.8 01/03/12 Updated Specifications table 1.9 02/08/12 Added pin note and power notes 1.10 02/13/12 Updated mechanical drawing with new side view measurement New product photo and new T-Board photo with Rev. 6 device 1.11 02/16/12 Updated mechanical drawings spacer image and transmit power numbers 2.0 6/29/12 Updated BT Transmit Power 2.1 7/5/12 Updated Receiver Sensitivity values 2.2 7/11/12 Updated notes regarding CMD pull-ups 2.3 8/15/12 Updated Operating Temperature 3.0 10/15/12 Updated Operating Temperature 3.1 10/15/12 Updated Operating Temperature Date of Pin 12 and updated AS/NZS (Australia, New Zealand) certifications; Changed pin name of Pin 12 and updated AS/NZS links 3.1 12/4/12 Made corrections to "Recommended Operating Conditions and DC Electrical Characteristics" table 4.0 1/29/12 Updated Receive Sensitivity Data 4.1 1/30/13 Updated SGHz frequency and channel data 4.2 17 May 2013 Added BT Priority Important note to the Block Diagram. 4.3 11 July 2013 Fixed ICC certification error (changed IC ID: 6616A-SDCSD40L to IC ID: 6616A-SDCMSD40NBT) 4.4 20 Sept 2013 Updated Operating and Storage Temperature Dale Chapman 4.5 11 Oct 2013 Removed references to summitdata.com. Sue White 4.6 26 Feb 2014 Added BT SIG certification section Jonathan Kaye 4.7 19 Mar 2014 Updated Hardware Schematic. Andrew Chen 4.8 20 Oct 2014 Updated Hardware Schematic.	1.2	08/26/11	Added PCM Timing information	
1.5 12/01/11 General edits including: revisions to PIN table, finalized specifications data, added Integration Consideration section 1.6 12/02/11 Updated the MSD40NBT schematic and current Consumption numbers in the Specifications table; Added series resistors information to the "Integration Considerations" section and added product image 1.7 12/23/11 Added revised mechanical drawing 1.8 01/03/12 Updated Specifications table 1.9 02/08/12 Added pin note and power notes 1.10 02/13/12 Updated specifications table 1.9 02/08/12 Updated mechanical drawing with new side view measurement New product photo and new T-Board photo with Rev. 6 device 1.11 02/16/12 Updated dechanical drawings spacer image and transmit power numbers 2.0 6/29/12 Updated 8T Transmit Power 2.1 7/5/12 Updated Receiver Sensitivity values 2.2 7/11/12 Updated Receiver Sensitivity values 2.3 8/15/12 Updated Operating Temperature 3.0 10/15/12 Updated Operating Temperature 3.0 10/15/12 Updated Operating Temperature 3.1 12/4/12 Updated onter segarding CMD pull-ups 4.3 11/4/12 Updated Format (converted to Laird) and Mounting section with revised spacer information; Added AS/NZS (Australia, New Zealand) certifications; Changed pin name of Pin 12 and updated AS/NZS (Australia, New Zealand) certifications; Changed pin name of Pin 12 and updated AS/NZS (Australia, New Zealand) certifications; Changed pin name of Pin 12 and updated AS/NZS (Dustralia, New Zealand) certifications; Changed pin name of Pin 12 and updated AS/NZS (Dustralia, New Zealand) certifications; Changed pin name of Pin 12 and updated AS/NZS (Dustralia, New Zealand) certifications; Changed pin name of Pin 12 and updated AS/NZS (Dustralia, New Zealand) certifications and DC Electrical Characteristics" table 4.0 1/29/12 Updated Receive Sensitivity Data 4.1 1/30/13 Updated Septic frequency and channel data 4.2 17 May 2013 Added BT Priority Important note to the Block Diagram. 4.3 11 July 2013 Fixed ICC certification error (changed IC ID: 6616A-SDCSSD40L to IC ID: 6616A-SDCMSD	1.3	10/05/11	·	
Integration Consideration section 1.6 12/02/11 Updated the MSD40NBT schematic and current Consumption numbers in the Specifications table; Added series resistors information to the "Integration Considerations" section and added product image 1.7 12/23/11 Added revised mechanical drawing 1.8 01/03/12 Updated Specifications table 1.9 02/08/12 Added pin note and power notes 1.10 02/13/12 Updated mechanical drawing with new side view measurement New product photo and new T-Board photo with Rev. 6 device 1.11 02/16/12 Updated mechanical drawings spacer image and transmit power numbers 2.0 6/29/12 Updated BT Transmit Power 2.1 7/5/12 Updated Receiver Sensitivity values 2.2 7/11/12 Updated Agreeiver Sensitivity values 2.3 8/15/12 Updated Operating Temperature 3.0 10/15/12 Updated Operating Temperature 3.0 10/15/12 Updated Operating Temperature 3.1 12/4/12 Made corrections to "Recommended Operating Conditions and DC Electrical Characteristics" table 4.0 1/29/12 Updated Receive Sensitivity Data 4.1 1/30/13 Updated SGHz frequency and channel data 4.2 17 May 2013 Added AS/Hz frequency and channel data 4.3 11 July 2013 Fixed ICC certification error (changed IC ID: 6616A-SDCSSD40L to IC ID: 6616A-SDCMSD40NBT) 4.4 20 Sept 2013 Updated Operating and Storage Temperature Dale Chapman 4.5 11 Oct 2013 Removed references to summitidata.com. 5.0 Sue White 4.6 26 Feb 2014 Added BT SIG certification section Jonathan Kaye 4.7 19 Mar 2014 Updated Hardware Schematic. Andrew Chen	1.4	10/27/11	Added PCM defaults	
Specifications table; Added series resistors information to the "Integration Considerations" section and added product image 1.7 12/23/11 Added revised mechanical drawing 1.8 01/03/12 Updated Specifications table 1.9 02/08/12 Added pin note and power notes 1.10 02/13/12 Updated mechanical drawing with new side view measurement New product photo and new T-Board photo with Rev. 6 device 1.11 02/16/12 Updated mechanical drawings spacer image and transmit power numbers 2.0 6/29/12 Updated BT Transmit Power 2.1 7/5/12 Updated Receiver Sensitivity values 2.2 7/11/12 Updated Receiver Sensitivity values 2.3 8/15/12 Updated Operating Temperature 3.0 10/15/12 Updated format (converted to Laird) and Mounting section with revised spacer information; Added AS/NZS (Australia, New Zealand) certifications; Changed pin name of Pin 12 and updated AS/NZS links 3.1 12/4/12 Made corrections to "Recommended Operating Conditions and DC Electrical Characteristics" table 4.0 1/29/12 Updated Receive Sensitivity Data 4.1 1/30/13 Updated SGHz frequency and channel data 4.2 17 May 2013 Added BT Priority Important note to the Block Diagram. 4.3 11 July 2013 Fixed ICC certification error (changed IC ID: 6616A-SDCSSD40L to IC ID: 6616A-SDCMSD40NBT) 4.4 20 Sept 2013 Updated Operating and Storage Temperature Dale Chapman 4.5 11 Oct 2013 Removed references to summitdata.com. Sue White 4.6 26 Feb 2014 Added BT SIG certification section Jonathan Kaye 4.7 19 Mar 2014 Added BT GIC certification section Jonathan Kaye 4.8 20 Oct 2014 Updated Hardware Schematic. Andrew Chen	1.5	12/01/11		
1.8 01/03/12 Updated Specifications table 1.9 02/08/12 Added pin note and power notes 1.10 02/13/12 Updated mechanical drawing with new side view measurement New product photo and new T-Board photo with Rev. 6 device 1.11 02/16/12 Updated mechanical drawings spacer image and transmit power numbers 2.0 6/29/12 Updated BT Transmit Power 2.1 7/5/12 Updated Receiver Sensitivity values 2.2 7/11/12 Updated notes regarding CMD pull-ups 2.3 8/15/12 Updated Operating Temperature 3.0 10/15/12 Updated Format (converted to Laird) and Mounting section with revised spacer information; Added AS/NZS (Australia, New Zealand) certifications; Changed pin name of Pin 12 and updated AS/NZS links 3.1 12/4/12 Made corrections to "Recommended Operating Conditions and DC Electrical Characteristics" table 4.0 1/29/12 Updated Receive Sensitivity Data 4.1 1/30/13 Updated SGHz frequency and channel data 4.2 17 May 2013 Added BT Priority Important note to the Block Diagram. 4.3 11 July 2013 Fixed ICC certification error (changed IC ID: 6616A-SDCSSD40L to IC ID: 6616A-SDCMSD40NBT) 4.4 20 Sept 2013 Updated Operating and Storage Temperature Dale Chapman 4.5 11 Oct 2013 Removed references to summitdata.com. Sue White 4.6 26 Feb 2014 Added BT SIG certification section Jonathan Kaye 4.7 19 Mar 2014 Added Hardware Schematic. Andrew Chen	1.6	12/02/11	Specifications table; Added series resistors information to the "Integration	
1.9 02/08/12 Added pin note and power notes 1.10 02/13/12 Updated mechanical drawing with new side view measurement New product photo and new T-Board photo with Rev. 6 device 1.11 02/16/12 Updated mechanical drawings spacer image and transmit power numbers 2.0 6/29/12 Updated BT Transmit Power 2.1 7/5/12 Updated Receiver Sensitivity values 2.2 7/11/12 Updated notes regarding CMD pull-ups 2.3 8/15/12 Updated Operating Temperature 3.0 10/15/12 Updated format (converted to Laird) and Mounting section with revised spacer information; Added AS/NZS (Australia, New Zealand) certifications; Changed pin name of Pin 12 and updated AS/NZS links 3.1 12/4/12 Made corrections to "Recommended Operating Conditions and DC Electrical Characteristics" table 4.0 1/29/12 Updated Receive Sensitivity Data 4.1 1/30/13 Updated SGHz frequency and channel data 4.2 17 May 2013 Added BT Priority Important note to the Block Diagram. 4.3 11 July 2013 Fixed ICC certification error (changed IC ID: 6616A-SDCSSD40L to IC ID: 6616A-SDCMSD40NBT) 4.4 20 Sept 2013 Updated Operating and Storage Temperature Dale Chapman 4.5 11 Oct 2013 Removed references to summitdata.com. Sue White 4.6 26 Feb 2014 Added BT SIG certification section Jonathan Kaye 4.7 19 Mar 2014 Added note regarding the following pins: CHIP_PWD_L, SYS_RST_L, BT_RST_L, Andrew Chen VDDIO_DR 4.8 20 Oct 2014 Updated Hardware Schematic. Andrew Chen	1.7	12/23/11	Added revised mechanical drawing	
1.10 02/13/12 Updated mechanical drawing with new side view measurement New product photo and new T-Board photo with Rev. 6 device 1.11 02/16/12 Updated mechanical drawings spacer image and transmit power numbers 2.0 6/29/12 Updated BT Transmit Power 2.1 7/5/12 Updated Receiver Sensitivity values 2.2 7/11/12 Updated notes regarding CMD pull-ups 2.3 8/15/12 Updated Operating Temperature 3.0 10/15/12 Updated Operating Temperature 3.0 10/15/12 Updated format (converted to Laird) and Mounting section with revised spacer information; Added AS/NZS (Australia, New Zealand) certifications; Changed pin name of Pin 12 and updated AS/NZS links 3.1 12/4/12 Made corrections to "Recommended Operating Conditions and DC Electrical Characteristics" table 4.0 1/29/12 Updated Receive Sensitivity Data 4.1 1/30/13 Updated SGHz frequency and channel data 4.2 17 May 2013 Added BT Priority Important note to the Block Diagram. 4.3 11 July 2013 Fixed ICC certification error (changed IC ID: 6616A-SDCSSD40L to IC ID: 6616A-SDCMSD40NBT) 4.4 20 Sept 2013 Updated Operating and Storage Temperature Dale Chapman 4.5 11 Oct 2013 Removed references to summitdata.com. Sue White 4.6 26 Feb 2014 Added BT SIG certification section Jonathan Kaye 4.7 19 Mar 2014 Added note regarding the following pins: CHIP_PWD_L, SYS_RST_L, BT_RST_L, Andrew Chen VDDIO_DR 4.8 20 Oct 2014 Updated Hardware Schematic. Andrew Chen	1.8	01/03/12	Updated Specifications table	
New product photo and new T-Board photo with Rev. 6 device 1.11 02/16/12 Updated mechanical drawings spacer image and transmit power numbers 2.0 6/29/12 Updated BT Transmit Power 2.1 7/5/12 Updated Receiver Sensitivity values 2.2 7/11/12 Updated notes regarding CMD pull-ups 2.3 8/15/12 Updated Operating Temperature 3.0 10/15/12 Updated format (converted to Laird) and Mounting section with revised spacer information; Added AS/NZS (Australia, New Zealand) certifications; Changed pin name of Pin 12 and updated AS/NZS links 3.1 12/4/12 Made corrections to "Recommended Operating Conditions and DC Electrical Characteristics" table 4.0 1/29/12 Updated Receive Sensitivity Data 4.1 1/30/13 Updated 5GHz frequency and channel data 4.2 17 May 2013 Added BT Priority Important note to the Block Diagram. 4.3 11 July 2013 Fixed ICC certification error (changed IC ID: 6616A-SDCSSD40L to IC ID: 6616A-SDCMSD40NBT) 4.4 20 Sept 2013 Updated Operating and Storage Temperature Dale Chapman 4.5 11 Oct 2013 Removed references to summitdata.com. Sue White 4.6 26 Feb 2014 Added BT SIG certification section Jonathan Kaye 4.7 19 Mar 2014 Added note regarding the following pins: CHIP_PWD_L, SYS_RST_L, BT_RST_L, Andrew Chen VDDIO_DR 4.8 20 Oct 2014 Updated Hardware Schematic. Andrew Chen	1.9	02/08/12	Added pin note and power notes	
1.11 02/16/12 Updated mechanical drawings spacer image and transmit power numbers 2.0 6/29/12 Updated BT Transmit Power 2.1 7/5/12 Updated Receiver Sensitivity values 2.2 7/11/12 Updated notes regarding CMD pull-ups 2.3 8/15/12 Updated Operating Temperature 3.0 10/15/12 Updated Operating Temperature 3.1 10/15/12 Made corrections to "Recommended Operating Conditions, Changed pin name of Pin 12 and updated AS/NZS links 3.1 12/4/12 Made corrections to "Recommended Operating Conditions and DC Electrical Characteristics" table 4.0 1/29/12 Updated Receive Sensitivity Data 4.1 1/30/13 Updated 5GHz frequency and channel data 4.2 17 May 2013 Added BT Priority Important note to the Block Diagram. 4.3 11 July 2013 Fixed ICC certification error (changed IC ID: 6616A-SDCSSD40L to IC ID: 6616A-SDCMSD40NBT) 4.4 20 Sept 2013 Updated Operating and Storage Temperature Dale Chapman 4.5 11 Oct 2013 Removed references to summitdata.com. Sue White 4.6 26 Feb 2014 Added BT SIG certification section Jonathan Kaye 4.7 19 Mar 2014 Updated Hardware Schematic. Andrew Chen	1.10	02/13/12	Updated mechanical drawing with new side view measurement	
2.0 6/29/12 Updated BT Transmit Power 2.1 7/5/12 Updated Receiver Sensitivity values 2.2 7/11/12 Updated notes regarding CMD pull-ups 2.3 8/15/12 Updated Operating Temperature 3.0 10/15/12 Updated format (converted to Laird) and Mounting section with revised spacer information; Added AS/NZS (Australia, New Zealand) certifications; Changed pin name of Pin 12 and updated AS/NZS links 3.1 12/4/12 Made corrections to "Recommended Operating Conditions and DC Electrical Characteristics" table 4.0 1/29/12 Updated Receive Sensitivity Data 4.1 1/30/13 Updated 5GHz frequency and channel data 4.2 17 May 2013 Added BT Priority Important note to the Block Diagram. 4.3 11 July 2013 Fixed ICC certification error (changed IC ID: 6616A-SDCSSD40L to IC ID: 6616A-SDCMSD40NBT) 4.4 20 Sept 2013 Updated Operating and Storage Temperature Dale Chapman 4.5 11 Oct 2013 Removed references to summitdata.com. Sue White 4.6 26 Feb 2014 Added BT SIG certification section Jonathan Kaye 4.7 19 Mar 2014 Updated Hardware Schematic. Andrew Chen			New product photo and new T-Board photo with Rev. 6 device	
2.1 7/5/12 Updated Receiver Sensitivity values 2.2 7/11/12 Updated notes regarding CMD pull-ups 2.3 8/15/12 Updated Operating Temperature 3.0 10/15/12 Updated format (converted to Laird) and Mounting section with revised spacer information; Added AS/NZS (Australia, New Zealand) certifications; Changed pin name of Pin 12 and updated AS/NZS links 3.1 12/4/12 Made corrections to "Recommended Operating Conditions and DC Electrical Characteristics" table 4.0 1/29/12 Updated Receive Sensitivity Data 4.1 1/30/13 Updated SGHz frequency and channel data 4.2 17 May 2013 Added BT Priority Important note to the Block Diagram. 4.3 11 July 2013 Fixed ICC certification error (changed IC ID: 6616A-SDCSSD40L to IC ID: 6616A-SDCMSD40NBT) 4.4 20 Sept 2013 Updated Operating and Storage Temperature Dale Chapman 4.5 11 Oct 2013 Removed references to summitdata.com. Sue White 4.6 26 Feb 2014 Added BT SIG certification section Jonathan Kaye 4.7 19 Mar 2014 Updated Hardware Schematic. Andrew Chen	1.11	02/16/12	Updated mechanical drawings spacer image and transmit power numbers	
2.2 7/11/12 Updated notes regarding CMD pull-ups 2.3 8/15/12 Updated Operating Temperature 3.0 10/15/12 Updated format (converted to Laird) and Mounting section with revised spacer information; Added AS/NZS (Australia, New Zealand) certifications; Changed pin name of Pin 12 and updated AS/NZS links 3.1 12/4/12 Made corrections to "Recommended Operating Conditions and DC Electrical Characteristics" table 4.0 1/29/12 Updated Receive Sensitivity Data 4.1 1/30/13 Updated 5GHz frequency and channel data 4.2 17 May 2013 Added BT Priority Important note to the Block Diagram. 4.3 11 July 2013 Fixed ICC certification error (changed IC ID: 6616A-SDCSSD40L to IC ID: 6616A-SDCMSD40NBT) 4.4 20 Sept 2013 Updated Operating and Storage Temperature Dale Chapman 4.5 11 Oct 2013 Removed references to summitdata.com. Sue White 4.6 26 Feb 2014 Added BT SIG certification section Jonathan Kaye 4.7 19 Mar 2014 Added note regarding the following pins: CHIP_PWD_L, SYS_RST_L, BT_RST_L, Andrew Chen VDDIO_DR 4.8 20 Oct 2014 Updated Hardware Schematic. Andrew Chen	2.0	6/29/12	Updated BT Transmit Power	
2.3 8/15/12 Updated Operating Temperature 3.0 10/15/12 Updated format (converted to Laird) and Mounting section with revised spacer information; Added AS/NZS (Australia, New Zealand) certifications; Changed pin name of Pin 12 and updated AS/NZS links 3.1 12/4/12 Made corrections to "Recommended Operating Conditions and DC Electrical Characteristics" table 4.0 1/29/12 Updated Receive Sensitivity Data 4.1 1/30/13 Updated 5GHz frequency and channel data 4.2 17 May 2013 Added BT Priority Important note to the Block Diagram. 4.3 11 July 2013 Fixed ICC certification error (changed IC ID: 6616A-SDCSSD40L to IC ID: 6616A-SDCMSD40NBT) 4.4 20 Sept 2013 Updated Operating and Storage Temperature Dale Chapman 4.5 11 Oct 2013 Removed references to summitdata.com. Sue White 4.6 26 Feb 2014 Added BT SIG certification section Jonathan Kaye 4.7 19 Mar 2014 Added note regarding the following pins: CHIP_PWD_L, SYS_RST_L, BT_RST_L, Andrew Chen VDDIO_DR 4.8 20 Oct 2014 Updated Hardware Schematic. Andrew Chen	2.1	7/5/12	Updated Receiver Sensitivity values	
3.0 10/15/12 Updated format (converted to Laird) and Mounting section with revised spacer information; Added AS/NZS (Australia, New Zealand) certifications; Changed pin name of Pin 12 and updated AS/NZS links 3.1 12/4/12 Made corrections to "Recommended Operating Conditions and DC Electrical Characteristics" table 4.0 1/29/12 Updated Receive Sensitivity Data 4.1 1/30/13 Updated 5GHz frequency and channel data 4.2 17 May 2013 Added BT Priority Important note to the Block Diagram. 4.3 11 July 2013 Fixed ICC certification error (changed IC ID: 6616A-SDCSSD40L to IC ID: 6616A-SDCMSD40NBT) 4.4 20 Sept 2013 Updated Operating and Storage Temperature Dale Chapman 4.5 11 Oct 2013 Removed references to summitdata.com. Sue White 4.6 26 Feb 2014 Added BT SIG certification section Jonathan Kaye 4.7 19 Mar 2014 Added note regarding the following pins: CHIP_PWD_L, SYS_RST_L, BT_RST_L, Andrew Chen VDDIO_DR 4.8 20 Oct 2014 Updated Hardware Schematic. Andrew Chen	2.2	7/11/12	Updated notes regarding CMD pull-ups	
information; Added AS/NZS (Australia, New Zealand) certifications; Changed pin name of Pin 12 and updated AS/NZS links 3.1 12/4/12 Made corrections to "Recommended Operating Conditions and DC Electrical Characteristics" table 4.0 1/29/12 Updated Receive Sensitivity Data 4.1 1/30/13 Updated 5GHz frequency and channel data 4.2 17 May 2013 Added BT Priority Important note to the Block Diagram. 4.3 11 July 2013 Fixed ICC certification error (changed IC ID: 6616A-SDCSSD40L to IC ID: 6616A-SDCMSD40NBT) 4.4 20 Sept 2013 Updated Operating and Storage Temperature Dale Chapman 4.5 11 Oct 2013 Removed references to summitdata.com. Sue White 4.6 26 Feb 2014 Added BT SIG certification section Jonathan Kaye 4.7 19 Mar 2014 Added note regarding the following pins: CHIP_PWD_L, SYS_RST_L, BT_RST_L, Andrew Chen VDDIO_DR 4.8 20 Oct 2014 Updated Hardware Schematic. Andrew Chen	2.3	8/15/12	Updated Operating Temperature	
Characteristics" table 4.0 1/29/12 Updated Receive Sensitivity Data 4.1 1/30/13 Updated 5GHz frequency and channel data 4.2 17 May 2013 Added BT Priority Important note to the Block Diagram. 4.3 11 July 2013 Fixed ICC certification error (changed IC ID: 6616A-SDCSSD40L to IC ID: 6616A-SDCMSD40NBT) 4.4 20 Sept 2013 Updated Operating and Storage Temperature Dale Chapman 4.5 11 Oct 2013 Removed references to summitdata.com. Sue White 4.6 26 Feb 2014 Added BT SIG certification section Jonathan Kaye 4.7 19 Mar 2014 Added note regarding the following pins: CHIP_PWD_L, SYS_RST_L, BT_RST_L, Andrew Chen VDDIO_DR 4.8 20 Oct 2014 Updated Hardware Schematic. Andrew Chen	3.0	10/15/12	information; Added AS/NZS (Australia, New Zealand) certifications; Changed pin	
4.1 1/30/13 Updated 5GHz frequency and channel data 4.2 17 May 2013 Added BT Priority Important note to the Block Diagram. 4.3 11 July 2013 Fixed ICC certification error (changed IC ID: 6616A-SDCSSD40L to IC ID: 6616A-SDCMSD40NBT) 4.4 20 Sept 2013 Updated Operating and Storage Temperature Dale Chapman 4.5 11 Oct 2013 Removed references to summitdata.com. Sue White 4.6 26 Feb 2014 Added BT SIG certification section Jonathan Kaye 4.7 19 Mar 2014 Added note regarding the following pins: CHIP_PWD_L, SYS_RST_L, BT_RST_L, VDDIO_DR 4.8 20 Oct 2014 Updated Hardware Schematic. Andrew Chen	3.1	12/4/12		
4.2 17 May 2013 Added BT Priority Important note to the Block Diagram. 4.3 11 July 2013 Fixed ICC certification error (changed IC ID: 6616A-SDCSSD40L to IC ID: 6616A-SDCMSD40NBT) 4.4 20 Sept 2013 Updated Operating and Storage Temperature Dale Chapman 4.5 11 Oct 2013 Removed references to summitdata.com. Sue White 4.6 26 Feb 2014 Added BT SIG certification section Jonathan Kaye 4.7 19 Mar 2014 Added note regarding the following pins: CHIP_PWD_L, SYS_RST_L, BT_RST_L, VDDIO_DR 4.8 20 Oct 2014 Updated Hardware Schematic. Andrew Chen	4.0	1/29/12	Updated Receive Sensitivity Data	
4.3 11 July 2013 Fixed ICC certification error (changed IC ID: 6616A-SDCSSD40L to IC ID: 6616A-SDCMSD40NBT) 4.4 20 Sept 2013 Updated Operating and Storage Temperature Dale Chapman 4.5 11 Oct 2013 Removed references to summitdata.com. Sue White 4.6 26 Feb 2014 Added BT SIG certification section Jonathan Kaye 4.7 19 Mar 2014 Added note regarding the following pins: CHIP_PWD_L, SYS_RST_L, BT_RST_L, VDDIO_DR 4.8 20 Oct 2014 Updated Hardware Schematic. Andrew Chen	4.1	1/30/13	Updated 5GHz frequency and channel data	
SDCMSD40NBT) 4.4 20 Sept 2013 Updated Operating and Storage Temperature Dale Chapman 4.5 11 Oct 2013 Removed references to summitdata.com. Sue White 4.6 26 Feb 2014 Added BT SIG certification section Jonathan Kaye 4.7 19 Mar 2014 Added note regarding the following pins: CHIP_PWD_L, SYS_RST_L, BT_RST_L, VDDIO_DR 4.8 20 Oct 2014 Updated Hardware Schematic. Andrew Chen	4.2	17 May 2013	Added BT Priority Important note to the Block Diagram.	
4.5 11 Oct 2013 Removed references to summitdata.com. Sue White 4.6 26 Feb 2014 Added BT SIG certification section Jonathan Kaye 4.7 19 Mar 2014 Added note regarding the following pins: CHIP_PWD_L, SYS_RST_L, BT_RST_L, VDDIO_DR 4.8 20 Oct 2014 Updated Hardware Schematic. Andrew Chen	4.3	11 July 2013	· · ·	
4.6 26 Feb 2014 Added BT SIG certification section Jonathan Kaye 4.7 19 Mar 2014 Added note regarding the following pins: CHIP_PWD_L, SYS_RST_L, BT_RST_L, VDDIO_DR 4.8 20 Oct 2014 Updated Hardware Schematic. Andrew Chen	4.4	20 Sept 2013	Updated Operating and Storage Temperature	Dale Chapman
4.7 19 Mar 2014 Added note regarding the following pins: CHIP_PWD_L, SYS_RST_L, BT_RST_L, VDDIO_DR 4.8 20 Oct 2014 Updated Hardware Schematic. Andrew Chen	4.5	11 Oct 2013	Removed references to summitdata.com.	Sue White
VDDIO_DR 4.8 20 Oct 2014 Updated Hardware Schematic. Andrew Chen	4.6	26 Feb 2014	Added BT SIG certification section	Jonathan Kaye
	4.7	19 Mar 2014		Andrew Chen
4.9 19 Oct 2015 Added Approved By column; updated or removed links Sue White	4.8	20 Oct 2014	Updated Hardware Schematic.	Andrew Chen
	4.9	19 Oct 2015	Added Approved By column; updated or removed links	Sue White

MSD40NBT Datasheet



Version	Rev. Date	Change Description	Approved By
5.0	12 Aug 2016	Changed Hardware Integration Guide to Datasheet.	Sue White
5.1	16 Sept 2016	Added the EU Declaration of Conformity	Sue White
5.2	21 Feb 2017	Updated FCC data to 24 non-overlapping channels	Jay White
5.3	09 May 2017	Updated CE/EU Declaration of Conformity section	Maggie Teng
5.4	05 June 2017	Updated CE DoC with new RED standards	Tom Smith
5.5	07 June 2017	Fixed errors in the DoC	Maggie Teng
5.6	20 June 2017	Changed EN 301 893 v2.1.0 (2017-03) to EN 301 893 v2.1.1 (2017-05)	Tom Smith
5.7	19 Dec 2017	Removed references to MIC (Japan) certification	Jay White
5.8	13 July 2018	Updated IC Regulatory section	Maggie Teng
5.9	25 Oct 2019	Updated warranty information – changed three years to one year	Jay White
5.10	03 Sept 2020	Updated EU Regulatory section	Ryan Urness
5.11	29 Oct 2020	Updated Regulatory information	Ryan Urness
5.12	21 Feb 2021	Moved detailed regulatory information to a separate document	Jonathan Kaye

MSD40NBT Datasheet



CONTENTS

1	S	Scope	5
2		Operational Description	
3		Block Diagram	
4		Specifications	
5	F	Recommended Operating Conditions and DC Electrical Characteristics	11
6	P	Pin Definitions	18
	6.2	MSD30AG and MSD40NBT Pin Comparison Table	22
	6.3	Integration Considerations	23
7	N	Mechanical Specifications	24
	7.1	Connector Overview	24
	7.2	Mounting	25
8	F	RF Layout Design Guidelines	25
9	F	Regulatory	26
10	E	Bluetooth SIG Approvals	27
11	. <i>F</i>	Additional Assistance	28
12	, ,	Appendix A: Schematic	30



SCOPE

This document describes key hardware aspects of the SDC-MSD40NBT radio module. This document is intended to assist device manufacturers and related parties with the integration of this radio into their host devices. Data in this document is drawn from a number of sources and includes information found in the Broadcom BCM4329 data sheet issued in June of 2009.

Contact Laird or visit the MSD40NBT page of the Laird website for the newest version of this document.

OPERATIONAL DESCRIPTION

This device is an SDC-MSD40NBT radio module which supports IEEE 802.11a/b/g/n standards via an SDIO (Secure Digital Input/Output) interface and Bluetooth version 2.1 via a serial UART (Universal Asynchronous Receiver/Transmitter) interface. The radio operates in unlicensed portions of the 2.4 GHz and 5 GHz radio frequency spectrum. The device is compliant with IEEE 802.11a, 802.11b, 802.11g, and 802.11n standards using Direct Sequence Spread Spectrum (DSSS) and Orthogonal Frequency Division Multiplexing (OFDM), and supports Bluetooth 2.1 using Frequency Hopping Spread Spectrum (FHSS). The device supports all 802.11a, 802.11b, 802.11g, 802.11n, and Bluetooth data rates and automatically adjusts data rates and operational modes based on various environmental factors.

When operating on channels in the UNII-2 and UNII-2 Extended bands that are in the 5GHz portion of the frequency spectrum and are subject to Dynamic Frequency Selection requirements, the SDC-MSD40NBT fully conforms to applicable regulatory requirements. In the event that specified types of radar are detected by the network infrastructure, the SDC-MSD40NBT fully conforms to commands from the infrastructure for radar avoidance.

The SDC-MSD40NBT interfaces to host devices via a 60-pin connector. The device is based on the Broadcom BCM4329chip which is an integrated device providing a Media Access Controller (MAC), a Physical Layer Controller (PHY or baseband processor), and fully integrated dual-band radio transceiver. To maximize operational range, the SDC-MSD40NBT incorporates a 5 GHz power amplifier (PA) to increase transmit power. The frequency stability for both 2.4 GHz (802.11b and 802.11g) and 5 GHz (802.11a) operation is +/- 20 ppm.

The SDC-MSD40NBT has its own RF shielding and does not require shielding provided by the host device into which it is installed in order to maintain compliance with applicable regulatory standards. As such, the device may be tested in a standalone configuration via an extender card.

The device buffers all data inputs so that it will comply with all applicable regulations even in the presence of overmodulated input from the host device. Similarly, the SDC-SSD40NBT incorporates power regulation to comply with all applicable regulations even when receiving excess power from the host device.


The SDC-MSD40NBTprovides two unique U.FL type antenna connectors to support dual band transmit and receive diversity. Supported host device antenna types include dipole and monopole antennas.

Regulatory operational requirements are included with this document and may be incorporated into the operating manual of any device into which the SDC-MSD40NBT is installed. The SDC-MSD40NBT is designed for installation into mobile devices such as vehicle mount data terminals (which typically operate at distances greater than 20 cm from the human body) and portable devices such as handheld data terminals (which typically operate at distances less than 20 cm from the human body). See "Documentation Requirements" for more information.

All Rights Reserved



3 BLOCK DIAGRAM



Note: Transmitter frequencies for Wi-Fi are 2412-2462 MHz and 5180-5805 MHz. Transmitter frequencies for BT are 2402-2480 MHz.

Note: BT functions on the AUX port and *not* on the Main port. For Wi-Fi and BT single-antenna implementations, the AUX port *must* be used.

IMPORTANT: When BT is transmitting high priority traffic (such as during a scan and/or when sending audio traffic) Wi-Fi receive is sent to the main antenna port (even when set to AUX only). When high priority transmission ends, Wi-Fi receive functionality returns to the AUX port (when set to AUX only). For optimal Wi-Fi performance, we recommend that you populate both the Main and the AUX ports with an antenna.



4 SPECIFICATIONS

Table 1: Specifications	
Feature	Description
Physical Interface	Molex 54722-0607 60-pin connector (mates to Molex 55560-0607 60-pin connector)
Wi-Fi Interface	1-bit or 4-bit Secure Digital I/O
Bluetooth Interface	Host Controller Interface (HCI) using High Speed UART
Antenna Interface	2 Hirose U.FL connectors for dual-band antenna diversity IMPORTANT: When using a single antenna, it MUST be connected to the Auxiliary (AUX) port. BT functions on the AUX port and not the Main port. For WiFi/BT single-antenna implementations, the AUX port must be used.
Main Chip	Broadcom BCM4329
Input Voltage Requirements	3.3 VDC ± 10% (core)
I/O Signaling Voltage	3.3 VDC ± 10%
Average Current Consumption, VDDIO = 3.3 volts (At maximum transmit power setting)	802.11a (with BT in standby) Transmit: 282 mA (931 mW) Receive: 92 mA (304 mW) Standby: TBD 802.11b (with BT in standby) Transmit: 314 mA (1036 mW)
Note: Standby refers to the radio operating in PM1 powersave mode.	Receive: 92 mA (304 mW) Standby: TBD 802.11g (with BT in standby) Transmit: 288 mA (950 mW) Receive: 92 mA (304 mW) Standby: TBD 802.11n (2.4 GHz) (with BT in standby) Transmit: 292 mA (964 mW) Receive: 92 mA (304 mW) Standby: TBD 802.11n (5 GHz) (with BT in standby) Transmit: 270 mA (891 mW) Receive: 92 mA (304 mW) Standby: TBD Bluetooth (with Wi-Fi in standby) Transmit: TBD mA (TBD mW) Receive: TBD mA (TBD mW)
Operating Temperature	-30° to 80°C (-22° to 176°F)
Operating Humidity	10 to 90% (non-condensing)
Storage Temperature	-30° to 85°C (-22° to 185°F)



Feature	Description
Storage Humidity	10 to 90% (non-condensing)
Maximum Electrostatic Discharge	8 kV
Length	32 mm (1.26 in.)
Width	22 mm (0.87 in.)
Thickness	5.05mm (0.17 in.)
Weight	3.0 g (0.11 oz.)
Mounting	60-pin connector, mounting holes (M2 screws)
Wi-Fi Media	Direct Sequence-Spread Spectrum (DSSS) Complementary Code Keying (CCK) Orthogonal Frequency Divisional Multiplexing (OFDM)
Bluetooth Media	Frequency Hopping Spread Spectrum (FSSS)
Wi-Fi Media Access Protocol	Carrier sense multiple access with collision avoidance (CSMA/CA)
Network Architecture Types	Infrastructure and ad hoc
Wi-Fi Standards	IEEE 802.11a, 802.11b, 802.11d, 802.11e, 802.11g, 802.11h, 802.11i, 802.11n
Bluetooth Standards	Bluetooth version 2.1 with Enhanced Data Rate
Wi-Fi Data Rates Supported	802.11a (OFDM) 6, 9, 12, 18, 24, 36, 48, 54 Mbps 802.11b (DSSS, CCK) 1, 2, 5.5, 11 Mbps 802.11g (OFDM) 6, 9, 12, 18, 24, 36, 48, 54 Mbps 802.11n (OFDM, MCS 0-7) 6.5, 7.2, 13.0, 14.4, 19.5, 21.7, 26.0, 28.9, 39.0, 43.3, 52.0, 57.8, 58.5, 65.0, 72.2 Mbps
Wi-Fi Modulation	BPSK @ 1, 6, 6.5, 7.2 and 9 Mbps QPSK @ 2, 5.5, 11, 12, 13, 14.4,18, 19.5 and 21.7 Mbps 16-QAM @ 24, 26, 28.9, 36, 39 and 43.3 Mbps 64-QAM @ 48, 52, 54, 57.8, 58.5, 65, and 72.2 Mbps
802.11n Spatial Streams	1 (Single Input, Single Output)
Supported Bluetooth Data Rates	1, 2, 3 Mbps
Bluetooth Modulation	GFSK@ 1 Mbps π/4-DQPSK@ 2 Mbps 8-DPSK@ 3 Mbps
Supported Regulatory Domains	FCC EU MIC (Japan) KC (Korea)
Wi-Fi and Bluetooth 2.4 GHz Frequency Bands	EU: 2.4 GHz to 2.483 GHz FCC: 2.4 GHz to 2.483 GHz MIC (Japan): 2.4 GHz to 2.495 GHz KC: 2.4 GHz to 2.483 GHz



Feature	Description		
Wi-Fi 2.4 GHz Operating	EU:13 (3 non-overlag	pping)	MIC (Japan):14 (4 non-overlapping)
Channels	FCC:11 (3 non-overla	apping)	KCC:13 (3 non-overlapping)
5 GHz Frequency Bands	EU	EU	
	5.15 GHz to 5.35 GH	Нz	
	5.47 GHz to 5.725 G	SHz	
	FCC		
	5.15 GHz to 5.35 GH	Ηz	
	5.47 GHz to 5.725 G	Hz	
	5.725 GHz to 5.82 G		
	MIC (Japan)		
	5.15 GHz to 5.35 GHz	J-7	
	KC	12	
	_	.l	
	5.15 GHz to 5.35 GH		
	5.725 GHz to 5.82 G	···	
5 GHz Operating Channels	EU: 19 non-overlapp	_	
	FCC: 24 non-overla	oping	
	MIC (Japan): 8 non-	overlapping	
	KC: 12 non-overlapp	oing	
Transmit Power	802.11a		
	•	n (40 mW)	
	•	m (25 mW)	
Note: Transmit power varies according to	802.11b 1 Mbps 17 dBr	m (50 mW)	
individual country	· · · · · · · · · · · · · · · · · · ·	n (40 mW)	
regulations. All values	802.11g	(101)	
nominal, +/-2 dBm.	6 Mbps 15 dBr	m (32 mW)	
	-	m (20 mW)	
Note: Summit 40 series	802.11n (2.4 GHz)	45 15 (22	140
radios support a single	6.5 Mbps (MCS0) 65 Mbps (MCS7)	15 dBm (32 11 dBm (13	
spatial stream and 20 MHz	802.11n (5 GHz)	TT dbill (13	o ilivv)
channels only.	6.5 Mbps (MCS0)	16 dBm (40	mW)
	65 Mbps (MCS7)	13 dBm (20	·
	Bluetooth		
	•	IBm (1.1 mW)	
	•	IBm (1.1 mW)	
	3 Mbps -0.5 c	IBm (1.1 mW)	



Feature	Description			
Typical Receiver	802.11a:			
Sensitivity	6 Mbps -90 dBm			
Note: All values nominal,	24 Mbps -84 dBm 54 Mbps -75 dBm (PER <=	.100/\		
+/-3 dBm.	802.11b:	1076)		
+7-3 dBM.	1 Mbps -96 dBm			
	11 Mbps -89 dBm (PER <=	: 10%)		
	802.11g:	,		
	6 Mbps -90 dBm			
	24 Mbps -84 dBm			
	54 Mbps -74 dBm (PER <=	: 10%)		
	802.11n (2.4 GHz)	,		
	MCS0 Mbps -90 dBm			
	MCS4 Mbps -79 dBm			
	MCS7 Mbps -72 dBm			
	802.11n (5 GHz)			
	MCS0 Mbps -89 dBm			
	MCS4 Mbps -79 dBm			
	MCS7 Mbps -71 dBm Bluetooth:			
	1 Mbps TBD			
	2 Mbps TBD			
	3 Mbps TBD			
Operating Systems	Windows Mobile 6.5, 6.1, 6.0, 5.0			
Supported	Windows Embedded CE 7.0, 6.0, 5.0			
	Linux, 2.6.x, 3.x.x kernel			
Security	Standards			
	Wireless Equivalent Privacy (WEP)			
	Wi-Fi Protected Access (WPA)			
	IEEE 802.11i (WPA2)			
	Encryption Wireless Equivalent Privacy (WEP, RC4 Algorithm)			
	Temporal Key Integrity Protocol (TKIP, RC4 Algorithm)			
	Advanced Encryption Standard (AES			
	Encryption Key Provisioning	, , , , ,		
	Static (40-bit and 128-bit lengths)			
	Pre-Shared (PSK)			
	Dynamic			
	802.1X Extensible Authentication F			
	EAP-FAST PEAP-MSCHAPv2	<u>'</u>		
	EAP-TLS PEAP-TLS EAP-TTLS LEAP			
	PEAP-GTC			
Compliance				
Compliance	EU			
	EN 300 328	62311:2008		
	EN 301 489-1	EN 50665:2017		
	EN 301 489-17	EN 50385:2017		
	EN 301 893	EU 2015/863 (RoHS 3)		
	FCC	ISED Canada		
	47 CFR FCC Part 15.247	ICES-003		
	47 CFR FCC Part 15.407	ANSI C63.4:2014		
	47 CFR FCC Part 2.1091	RSS-102		
	FCC Part 15 Subpart B Class B	RSS-247		
	·			
	AS/NZS	NCC		
	AS/NZS 4268:2017	LP0002 (100-06-28) – Wi-Fi		
		LP0002 (100-06-28) - Bluetooth		



Feature	Description	
Certifications	Wi-Fi Alliance 802.11a, 802.11b, 802.11g, 802.11n WPA Enterprise WPA2 Enterprise	abg Wi Fin
	Cisco Compatible Extensions (Version 4)	cifu (h. cisco Composible
	Bluetooth SIG Qualification	**
Warranty	Limited Lifetime	
-	All specifications are subject to change	without notice

5 RECOMMENDED OPERATING CONDITIONS AND DC ELECTRICAL CHARACTERISTICS

Table 2: Recommended Operating Conditions and DC Electrical Characteristics

Symbol	Parameter	Min.	Тур.	Max.	Unit
VCC	DC Supply Voltage	3.0	3.3	3.6	V
VDD_IO	DC Supply Voltage (I/O)	1.8	-	3.3	V
V _{IL}	Low Level Input Voltage (VDDO = 3.3V)	-	-	0.8	V
V _{IH}	High Level Input Voltage (VDDO = 3.3V)	2.0	-	-	V
V _{OL}	Low Level Output Voltage (100 μA load)	-	-	0.2	V
V _{он}	High Level Output Voltage (-100 μA load)	VDDIO-0.2V	-	-	V
I _{IL}	Low Current Input	-	0.3	-	μΑ
I _{IH}	High Current Input	-	0.3	-	μΑ
l _{OL}	Low Current Output (VDDO = 3.3V, V _{OL} = 0.4V)	-	-	3.0	mA
I _{OH}	High Current Output (VDDO = 3.3V, V _{OH} = 2.9V)	-	-	3.0	mA
C _{IN}	Input Capacitance	-	-	5	pF
	BT UART Baud Rate	9600 bps	115.2 Kbps (default coming out of reset)	4 Mbps	bps/Kbps/Mbps

Americas: +1-800-492-2320 Europe: +44-1628-858-940 Hong Kong: +852 2923 0610



SDIO Timing Requirements 5.1.1

The following figure (Figure 1) and table display SDIO default mode timing.




Figure 1: SDIO Default Mode Timing

Note: Timing is based on CL ≤ 40pF load on CMD and Data.

Table 3: SDIO Timing Requirements

Symbol	Parameter	Min.	Тур.	Max.	Unit	
SDIO CLK (SDIO CLK (All values are referred to minimum VIH and maximum VIL*)					
fPP	Frequency – Data Transfer mode	0	-	25	MHz	
fOD	Frequency – Identification mode	0	-	400	kHz	
tWL	Clock low time	10	-	-	ns	
tWH	Clock high time	10	-	-	ns	
tTLH	Clock rise time	-	-	10	ns	
tTHL	Clock low time	-	-	10	ns	
Inputs: CN	1D, DAT (referenced to CLK)					
tISU	Input setup time	5	-	-	ns	
tIH	Input hold time	5	-	-	ns	
Outputs: C	Outputs: CMD, DAT (referenced to CLK)					
tODLY	Output delay time – Data Transfer mode	0	-	14	ns	
tODLY	Output delay time – Identification mode	0	-	50	ns	
*min(Vih) = 0.7 x VDDIO and max(ViL) = 0.2 x VDDIO.						


Americas: +1-800-492-2320 Europe: +44-1628-858-940 Hong Kong: +852 2923 0610

All Rights Reserved



5.1.2 UART Timing Requirements

The following figure (Figure 2) displays UART timing.






Figure 2: UART Timing Requirements

Note: The UART 4-wire interface supports Bluetooth 2.1 HCl Specification.

Table 4: UART Timing Requirements

Reference	Description	Min.	Тур.	Max.	Unit
1	Delay time, BT_UART_CTS_N low to UART_TXD valid	-	-	24	Baudout cycles
2	Setup time, BT_UART_CTShigh before midpoint of stop bit	-	-	10	ns
3	Delay time, midpoint of stop bit to BT_UART_RTS_N high	-	-	2	Baudout cycles

5.1.3 PCM Interface Timing

PCM Defaults	Long Frame Sync, Master Mode
Short Frame Sync, Master Mode	Long Frame Sync, Slave Mode
Short Frame Sync, Slave Mode	

 13
 Americas: +1-800-492-2320

 © Copyright 2020 Laird Connectivity, Inc.
 Europe: +44-1628-858-940

 All Rights Reserved
 Hong Kong: +852 2923 0610



5.1.4 PCM Defaults

SCO Routing	PCM
Clock Mode	Master
Sync Mode	Master
Frame Type	Short

Interface Rate	512
Sample Interval	8khz
16 bit mono	

5.1.4.1 Short Frame Sync, Master Mode




Figure 3: Short Frame Sync, Master Mode

Table 5: Short Frame Sync, Master Mode

Reference	Description	Min.	Тур.	Max.	Unit
1	PCM bit clock frequency	128	-	2048	kHz
2	PCM bit clock high time	128	-	-	ns
3	PCM bit clock low time	209	-	-	ns
4	Delay from BT_PCM_CLK rising edge to BT_PCM_SYNC high	-	-	50	ns
5	Delay from BT_PCM_CLK rising edge to BT_PCM_SYNC low	-	-	50	ns
6	Delay from BT_PCM_CLK rising edge to data valid on BT_PCM_OUT	-	-	50	ns
7	Setup time for BT_PCM_IN before BT_PCM_CLK falling edge	50	-	-	ns
8	Hold time for BT_PCM_IN after BT_PCM_CLK falling edge	10	-	-	ns
9	Delay from falling edge of BT_PCM_CLK during last bit period to BT_PCM_OUT becoming high impedance	-	-	50	ns

All Rights Reserved

Americas: +1-800-492-2320 Europe: +44-1628-858-940 Hong Kong: +852 2923 0610



5.1.4.2 Short Frame Sync, Slave Mode




Figure 4: Short Frame Sync, Slave Mode

Table 6: Short Frame Sync, Slave Mode

Reference	Description	Min.	Тур.	Max.	Unit
1	PCM bit clock frequency	128	-	2048	kHz
2	PCM bit clock high time	209	-	-	ns
3	PCM bit clock low time	209	-	-	ns
4	Setup time for BT_PCM_SYNC before falling edge of BT_PCM_BCLK	50	-	-	ns
5	Hold time for BT_PCM_SYNC after falling edge of BT_PCM_CLK	10	-	-	ns
6	Hold time of BT_PCM_OUT after BT_PCM_CLK falling time		-	175	Ns
7	Setup time for BT_PCM_IN before BT_PCM_CLK falling edge	50	-	-	ns
8	Hold time for BT_PCM_IN after BT_PCM_CLK falling edge		-	-	ns
9	Delay from falling edge of BT_PCM_CLK during last bit period to BT_PCM_OUT becoming high impedance	-	-	100	ns



5.1.4.3 Long Frame Sync, Master Mode




Figure 5: Long Frame Sync, Master Mode

Table 7: Long Frame Sync, Master Mode

Reference	Description	Min.	Тур.	Max.	Unit
1	PCM bit clock frequency	128	-	2048	kHz
2	PCM bit clock high time	209	-	-	ns
3	PCM bit clock low time	209	-	-	ns
4	Delay from BT_PCM_CLK rising edge to BT_PCM_SYNC high during first bit time	-	-	50	ns
5	Delay from BT_PCM_CLK rising edge to BT_PCM_SYNC low during third bit time	-	-	50	ns
6	Delay from BT_PCM_CLK rising edge to data valid on BT_PCM_OUT	-	-	50	ns
7	Setup time for BT_PCM_IN before BT_PCM_CLK falling edge	50	-	-	ns
8	Hold time for BT_PCM_IN after BT_PCM_CLK falling edge		-	-	ns
9	Delay from falling edge of BT_PCM_CLK during last bit period to BT_PCM_OUT becoming high impedance	-	-	50	ns



5.1.4.4 Long Frame Sync, Slave Mode




Figure 6: Long Frame Sync, Slave Mode

Table 8: Long Frame Sync, Slave Mode

Reference	Description	Min.	Тур.	Max.	Unit
1	PCM bit clock frequency	128	-	2048	kHz
2	PCM bit clock high time	209	-	-	ns
3	PCM bit clock low time	209	-	-	ns
4	Setup time for BT_PCM_SYNC before falling edge of BT_PCM_CLK during first bit time	50	-	-	ns
5	Hold time for BT_PCM_SYNC after falling edge of BT_PCM_CLK during second bit period. Note: BT_PCM_SYNC may go low any time from second bit period to last bit period.	10	-	-	ns
6	Delay from rising edge of BT_PCM_CLK or BT_PCM_SYNC (whichever is later) to data valid for first bit on BT_PCM_OUT				
7	Hold time of BT_PCM_OUT after BT_PCM_CLK falling edge	-	-	175	ns
8	Setup time for BT_PCM_IN before BT_PCM_CLK falling edge	50	-	-	ns
9	Hold time for BT_PCM_IN after BT_PCM_CLK falling edge	10	-	-	ns
10	Delay from falling edge of BT_PCM_CLK or BT_PCM_SYNC (whichever is later) during last bit in slot to BT_PCM_OUT becoming high impedance	-	-	100	



6 PIN DEFINITIONS

Wi-Fi Bluetooth	Wi-Fi/Bluetooth
-----------------	-----------------

Table 9: Pin	Definitions			
Pin Number	Pin Name	I/O	Voltage Reference	Description
1	GND	-	•	Ground
2	BT_UART_TXD	0	VDDIO	Bluetooth UART Serial Output
3	BT_PRIORITY	I/O	VDDIO	No connect. Not currently supported in the firmware. When not in use, leave open (float).
4	BT_GPIO_6	1/0	VDDIO	3.3V I/O Signaling
5	BT_UART_RTS_N	0	VDDIO	Request-to-send signal for the Bluetooth UART interface, active low.
6	BT_UART_RXD	ı	VDDIO	Bluetooth UART Serial Input.
7	BT_HOST_WAKE_B	0		Host Wake-up Signal from the MSD40NBT to the host indicating that the radio requires attention. Asserted – Host device must wake-up or remain awake. Deasserted – Host device may sleep when sleep criteria are met The signal polarity is software configurable and can be asserted high or low. Note: The default is low but this is only applicable for specific Bluetooth Sleep mode settings. By default, the radio has "No Sleep Mode Set".
8	RSVD	0	VDDIO	Reserved for Wake on Wireless Wake on Wireless is not currently supported in the radio firmware. Do not connect when not used
9	RSVD	0	VDDIO	Reserved. Bluetooth LED Activity Indicator, active high.
10	BT_PCM_OUT	0	VDDIO	PCM data output
11	BT_UART_CTS_N	I	VDDIO	Clear-to-send signal for the Bluetooth UART interface, active low.
12	BT_WAKE_B	l	VDDIO	BT Device Wake-up: Signal from the host to the radio indicating that the host requires attention. Asserted – Bluetooth device must wake-up or remain awake Deasserted – Bluetooth device may sleep when sleep criteria are met The signal polarity is software configurable and can be asserted high or low. Note: The default is low but this is only applicable for specific Bluetooth Sleep mode settings. By default, the radio has "No Sleep Mode Set".
13	VCC3_3	-		3.3V Module Power
· ·				



Pin Number	Pin Name	I/O	Voltage Reference	Description	
14	No Connect			Not Used. Leave Open (Float)	
15	No Connect			Not Used. Leave Open (Float)	
16	No Connect			Not Used. Leave Open (Float)	
17	No Connect			Not Used. Leave Open (Float)	
18	No Connect			Not Used. Leave Open (Float)	
19	No Connect			Not Used. Leave Open (Float)	
20	BT_PCM_SYNC	I/O	VDDIO	PCM sync signal Default master (output); can be configured slave (input)	
21	No Connect			Not Used. Leave Open (Float)	
22	BT_PCM_IN	ı	VDDIO	PCM data input	
23	No Connect			Not Used. Leave Open (Float)	
24	BT_PCM_CLK	I/O	VDDIO	PCM clock Default master (output): can be configured slave (input)	
25	No Connect			Not Used. Leave Open (Float)	
26	SYS_RST_L	I	VDDIO	Resets the Wi-Fi radio, active low. Must be asserted when power is first applied to the radio; then released before any transaction can start (see Note 1). See "Electrical Considerations" for the recommended SYS_RST_L circuitry) See Note 2.	
27	SDIO_DATA_2	I/O	VDDIO	Note: See "Integration SDIO Data 2 Considerations" for additional integration information.	
28	RSVD	0	VDDIO	Reserved. No Connect.	
29	VCC3_3	-		3.3V Module Power	
30	GND	-		Ground	
31	GND	-		Ground	
32	BT_RST_L	I	VDDIO	Resets the BT radio, active low. Must be asserted when power is first applied to the radio; then released before any transaction can start. See Note 2.	
33	No Connect			Not Used. Leave Open (Float)	
34	No Connect			Not Used. Leave Open (Float)	
35	No Connect			Not Used. Leave Open (Float)	
36	RSVD	I/O	VDDIO	Reserved. No Connect.	
37	No Connect			Not Used. Leave Open (Float)	
38	No Connect			Not Used. Leave Open (Float)	
39	No Connect			Not Used. Leave Open (Float)	
40	No Connect			Not Used. Leave Open (Float)	
41	No Connect			Not Used. Leave Open (Float)	
42	RSVD	0	VDDIO	Reserved. No Connect.	
43	No Connect			Not Used. Leave Open (Float)	
44	No Connect			Not Used. Leave Open (Float)	



Pin Number	Pin Name	1/0	Voltage Reference	Description	
45	No Connect			Not Used. Leave Open	(Float)
46	No Connect			Not Used. Leave Open	(Float)
47	No Connect			Not Used. Leave Open	(Float)
48	CHIP_PWD_L	I	VDDIO	Powers down both the Note 1). See Note 2.	BT and WLAN radios, active low (see
49	No Connect			Not Used. Leave Open	(Float)
50	RSVD	1/0	VDDIO	Reserved for GPIO	
51	No Connect			Not Used. Leave Open	(Float)
52	RSVD	1/0	VDDIO	Reserved for GPIO	
53	RSVD	1/0	VDDIO	Reserved for GPIO	
54	RSVD	I/O	VDDIO	Reserved for GPIO	
55	SDIO_CMD	1/0	VDDIO	SDIO Command	
56	SDIO_CLK	1	VDDIO	SDIO Clock (25MHz max)	Note: See "Integration
57	SDIO_DATA_0	1/0	VDDIO	SDIO Data 0	Considerations" for additional integration information.
58	SDIO_DATA_3	1/0	VDDIO	SDIO Data 3	- integration information.
59	SDIO_DATA_1	1/0	VDDIO	SDIO Data 1	
60	GND	-		Ground	

Note 1: Regarding SYS_RST_L and CHIP_PWD_L:

Simply releasing SYS_RST_L and CHIP_PWD_L does not guarantee that the BCM4329 chip in the SSD40NBT module comes out of reset. Ensure that both VDD and VDDIO have been applied to the SSD40NBT for at least 110 ms before attempting to initiate SDIO communications. A slightly longer delay is better (safer).

Note 2: If the following lines are available on the radio you are integrating into your system, you must connect and control them with the host device.

CHIP_PWD_L SYS_RST_L BT_RST_L VDDIO_DR

If the radio stays powered up and the host goes down or is reset, communications cannot be re-established with the radio. The host SDIO controller must re-establish communication with the radio by reloading the radio firmware after a power-on or a reset.



6.1.1 Control Signal Timing Diagrams

WLAN = ON, Bluetooth = ON




Figure 7: WLAN = ON, Bluetooth = ON

WLAN = OFF, Bluetooth = Off




Figure 8: WLAN = OFF, Bluetooth = OFF



6.2 MSD30AG and MSD40NBT Pin Comparison Table

Note: Click here for a pin comparison table for the MSD10AG, MSD30AG, and MSD40NBT devices.

Pin # Pin Name Pin Name Pin Name Pin Name 1 GND GND 31 GND GND 2 RSVD BT_UART_TXD 32 RSVD BT_RS 3 BT_PRIORITY BT_PRIORITY 33 No Connect No Con 4 BT_FREQ BT_GPIO_6 34 No Connect No Con 5 RSVD BT_UART_RTS_N 35 No Connect No Con 6 RSVD BT_UART_RXD 36 BT_ACTIVE BT_AC 7 RSVD BT_HOST_WAKE_B 37 No Connect No Con 8 WL_GPIO_1 RSVD 38 No Connect No Con 9 RSVD RSVD 39 No Connect No Con 10 RSVD BT_PCM_OUT 40 No Connect No Con 11 RSVD BT_UART_CTS_N 41 No Connect No Con 12 RSVD RSVD 42 WL_LED_ACT WL_LED	NBT
2 RSVD BT_UART_TXD 32 RSVD BT_RS 3 BT_PRIORITY BT_PRIORITY 33 No Connect No Con 4 BT_FREQ BT_GPIO_6 34 No Connect No Con 5 RSVD BT_UART_RTS_N 35 No Connect No Con 6 RSVD BT_UART_RXD 36 BT_ACTIVE BT_AC 7 RSVD BT_HOST_WAKE_B 37 No Connect No Con 8 WL_GPIO_1 RSVD 38 No Connect No Con 9 RSVD RSVD 39 No Connect No Con 10 RSVD BT_PCM_OUT 40 No Connect No Con 11 RSVD BT_UART_CTS_N 41 No Connect No Con 12 RSVD BT_UART_CTS_N 41 No Connect No Con 12 RSVD RSVD 42 WL_LED_ACT WL_LED 13 VCC3_3 VCC3_3 43 No Conne	me
3)
4 BT_FREQ BT_GPIO_6 34 No Connect No Connect 5 RSVD BT_UART_RTS_N 35 No Connect No Connect 6 RSVD BT_UART_RXD 36 BT_ACTIVE BT_ACT 7 RSVD BT_HOST_WAKE_B 37 No Connect No Connect 8 WL_GPIO_1 RSVD 38 No Connect No Connect 9 RSVD RSVD 39 No Connect No Connect 10 RSVD BT_PCM_OUT 40 No Connect No Connect 11 RSVD BT_UART_CTS_N 41 No Connect No Connect 12 RSVD BT_UART_CTS_N 41 No Connect No Connect 13 VCC3_3 VCC3_3 43 No Connect No Connect 14 No Connect No Connect 44 No Connect No Connect 15 No Connect No Connect 45 No Connect No Connect 16 No Connect	Γ_L
5 RSVD BT_UART_RTS_N 35 No Connect No Connect 6 RSVD BT_UART_RXD 36 BT_ACTIVE BT_ACTIVE 7 RSVD BT_HOST_WAKE_B 37 No Connect No Connect 8 WL_GPIO_1 RSVD 38 No Connect No Connect 9 RSVD RSVD 39 No Connect No Connect 10 RSVD BT_PCM_OUT 40 No Connect No Connect 11 RSVD BT_UART_CTS_N 41 No Connect No Connect 12 RSVD RSVD 42 WL_LED_ACT WL_LED 13 VCC3_3 VCC3_3 43 No Connect No Connect 14 No Connect No Connect 44 No Connect No Connect 15 No Connect No Connect 45 No Connect No Connect 16 No Connect No Connect 47 No Connect No Connect 19 No Connect	nect
6 RSVD BT_UART_RXD 36 BT_ACTIVE BT_AC 7 RSVD BT_HOST_WAKE_B 37 No Connect No Con 8 WL_GPIO_1 RSVD 38 No Connect No Con 9 RSVD RSVD 39 No Connect No Con 10 RSVD BT_PCM_OUT 40 No Connect No Con 11 RSVD BT_UART_CTS_N 41 No Connect No Con 12 RSVD RSVD 42 WL_LED_ACT WL_LED 13 VCC3_3 VCC3_3 43 No Connect No Con 14 No Connect No Connect 44 No Connect No Con 15 No Connect No Connect 45 No Connect No Con 16 No Connect No Connect 46 No Connect No Con 17 No Connect No Connect 47 No Connect No Con 18 No Connect No Connect 49 </td <td>nect</td>	nect
7 RSVD BT_HOST_WAKE_B 37 No Connect No Con 8 WL_GPIO_1 RSVD 38 No Connect No Con 9 RSVD RSVD 39 No Connect No Con 10 RSVD BT_PCM_OUT 40 No Connect No Con 11 RSVD BT_UART_CTS_N 41 No Connect No Con 12 RSVD RSVD 42 WL_LED_ACT WL_LED 13 VCC3_3 VCC3_3 43 No Connect No Con 14 No Connect No Connect 44 No Connect No Con 15 No Connect No Connect 45 No Connect No Con 16 No Connect No Connect 46 No Connect No Con 17 No Connect No Connect 47 No Connect No Con 18 No Connect No Connect 48 CHIP_PWD_L CHIP_PV 19 No Connect No Connect	nect
8 WL_GPIO_1 RSVD 38 No Connect No Con 9 RSVD RSVD 39 No Connect No Con 10 RSVD BT_PCM_OUT 40 No Connect No Con 11 RSVD BT_UART_CTS_N 41 No Connect No Con 12 RSVD RSVD 42 WL_LED_ACT WL_LED 13 VCC3_3 VCC3_3 43 No Connect No Con 14 No Connect No Connect 44 No Connect No Con 15 No Connect No Connect 45 No Connect No Con 16 No Connect No Connect 46 No Connect No Con 17 No Connect No Connect 47 No Connect No Con 18 No Connect No Connect 48 CHIP_PWD_L CHIP_PV 19 No Connect No Connect 49 No Connect No Con 20 RSVD BT_PCM_SYNC <	TVE
9 RSVD RSVD 39 No Connect No Connect 10 RSVD BT_PCM_OUT 40 No Connect No Connect 11 RSVD BT_UART_CTS_N 41 No Connect No Connect 12 RSVD RSVD 42 WL_LED_ACT WL_LED 13 VCC3_3 VCC3_3 43 No Connect N	nect
10 RSVD BT_PCM_OUT 40 No Connect No Con 11 RSVD BT_UART_CTS_N 41 No Connect No Con 12 RSVD RSVD 42 WL_LED_ACT WL_LED 13 VCC3_3 VCC3_3 43 No Connect No Con 14 No Connect No Connect 44 No Connect No Con 15 No Connect No Connect 45 No Connect No Con 16 No Connect No Connect 46 No Connect No Con 17 No Connect No Connect 47 No Connect No Con 18 No Connect No Connect 48 CHIP_PWD_L CHIP_PW 19 No Connect No Connect 49 No Connect No Con 20 RSVD BT_PCM_SYNC 50 RSVD RSV 21 No Connect No Connect 51 No Connect No Con 22 RSVD BT_PCM_IN	nect
11 RSVD BT_UART_CTS_N 41 No Connect No Con 12 RSVD RSVD 42 WL_LED_ACT WL_LED 13 VCC3_3 VCC3_3 43 No Connect No Con 14 No Connect No Connect 44 No Connect No Con 15 No Connect No Connect 45 No Connect No Con 16 No Connect No Connect 46 No Connect No Con 17 No Connect No Connect 47 No Connect No Con 18 No Connect No Connect 48 CHIP_PWD_L CHIP_PY 19 No Connect No Connect 49 No Connect No Con 20 RSVD BT_PCM_SYNC 50 RSVD RSV 21 No Connect No Connect 51 No Connect No Con 22 RSVD BT_PCM_IN 52 RSVD RSV 23 No Connect No Connect	nect
12 RSVD RSVD 42 WL_LED_ACT WL_LED 13 VCC3_3 VCC3_3 43 No Connect No Con 14 No Connect No Connect 44 No Connect No Con 15 No Connect No Connect 45 No Connect No Con 16 No Connect No Connect 46 No Connect No Con 17 No Connect No Connect 47 No Connect No Con 18 No Connect No Connect 48 CHIP_PWD_L CHIP_PV 19 No Connect No Connect 49 No Connect No Con 20 RSVD BT_PCM_SYNC 50 RSVD RSV 21 No Connect No Connect 51 No Connect No Con 22 RSVD BT_PCM_IN 52 RSVD RSV 23 No Connect No Connect 53 RSVD BT_GP 24 RSVD BT_PCM_CLK 54 <td>nect</td>	nect
13 VCC3_3 43 No Connect No Connect 14 No Connect No Connect 44 No Connect No Connect 15 No Connect No Connect 45 No Connect No Connect 16 No Connect No Connect 46 No Connect No Connect 17 No Connect No Connect 47 No Connect No Connect 18 No Connect No Connect 48 CHIP_PWD_L CHIP_PV 19 No Connect No Connect 49 No Connect No Connect 20 RSVD BT_PCM_SYNC 50 RSVD RSV 21 No Connect No Connect 51 No Connect No Connect 22 RSVD BT_PCM_IN 52 RSVD RSV 23 No Connect No Connect 53 RSVD BT_GP 24 RSVD BT_PCM_CLK 54 RSVD RSV	nect
14 No Connect No Connect 44 No Connect No Connect 15 No Connect No Connect 45 No Connect No Connect 16 No Connect No Connect 46 No Connect No Connect 17 No Connect No Connect 47 No Connect No Connect 18 No Connect 48 CHIP_PWD_L CHIP_PV 19 No Connect 49 No Connect No Connect 20 RSVD BT_PCM_SYNC 50 RSVD RSV 21 No Connect No Connect 51 No Connect No Connect 22 RSVD BT_PCM_IN 52 RSVD RSV 23 No Connect No Connect 53 RSVD BT_GP 24 RSVD BT_PCM_CLK 54 RSVD RSV	_ACT
15 No Connect No Connect 45 No Connect No Connect 16 No Connect No Connect 46 No Connect No Connect 17 No Connect No Connect 47 No Connect No Connect 18 No Connect No Connect 48 CHIP_PWD_L CHIP_PV 19 No Connect No Connect 49 No Connect No Connect 20 RSVD BT_PCM_SYNC 50 RSVD RSVD 21 No Connect No Connect 51 No Connect No Connect 22 RSVD BT_PCM_IN 52 RSVD RSVD 23 No Connect No Connect 53 RSVD RSVD 24 RSVD BT_PCM_CLK 54 RSVD RSVD RSVD RSVD RSVD RSVD RSVD RSVD	nect
16 No Connect No Connect 46 No Connect No Connect 17 No Connect No Connect 47 No Connect No Connect 18 No Connect 48 CHIP_PWD_L CHIP_PV 19 No Connect 49 No Connect No Connect 20 RSVD BT_PCM_SYNC 50 RSVD RSVD 21 No Connect No Connect 51 No Connect No Connect 22 RSVD BT_PCM_IN 52 RSVD RSVD 23 No Connect No Connect 53 RSVD BT_GP 24 RSVD BT_PCM_CLK 54 RSVD RSV	nect
17 No Connect No Connect 47 No Connect No Connect 18 No Connect No Connect 48 CHIP_PWD_L CHIP_PV 19 No Connect No Connect 49 No Connect No Connect 20 RSVD BT_PCM_SYNC 50 RSVD RSV 21 No Connect No Connect 51 No Connect No Connect 22 RSVD BT_PCM_IN 52 RSVD RSV 23 No Connect No Connect 53 RSVD BT_GP 24 RSVD BT_PCM_CLK 54 RSVD RSV	nect
18 No Connect No Connect 48 CHIP_PWD_L CHIP_PV 19 No Connect No Connect 49 No Connect No Connect 20 RSVD BT_PCM_SYNC 50 RSVD RSV 21 No Connect No Connect 51 No Connect No Connect 22 RSVD BT_PCM_IN 52 RSVD RSV 23 No Connect No Connect 53 RSVD BT_GP 24 RSVD BT_PCM_CLK 54 RSVD RSV	nect
19 No Connect No Connect 49 No Connect No Connect 20 RSVD BT_PCM_SYNC 50 RSVD RSVD 21 No Connect RSVD RSVD 23 No Connect No Connect 53 RSVD BT_GP 24 RSVD BT_PCM_CLK 54 RSVD RSV	nect
20 RSVD BT_PCM_SYNC 50 RSVD RSV 21 No Connect No Connect 51 No Connect No Connect 22 RSVD BT_PCM_IN 52 RSVD RSV 23 No Connect No Connect 53 RSVD BT_GP 24 RSVD BT_PCM_CLK 54 RSVD RSV	VD_L
21 No Connect No Connect 51 No Connect No Connect 22 RSVD BT_PCM_IN 52 RSVD RSVD 23 No Connect No Connect 53 RSVD BT_GP 24 RSVD BT_PCM_CLK 54 RSVD RSVD	nect
22 RSVD BT_PCM_IN 52 RSVD RSVD 23 No Connect No Connect 53 RSVD BT_GP 24 RSVD BT_PCM_CLK 54 RSVD RSVD)
23 No Connect No Connect 53 RSVD BT_GP 24 RSVD BT_PCM_CLK 54 RSVD RSV	nect
24 RSVD BT_PCM_CLK 54 RSVD RSV)
	0_7
)
25 No Connect No Connect 55 SDIO_CMD SDIO_C	MD
26 SYS_RST_L SYS_RST_L 56 SDIO_CLK SDIO_	CLK
27 SDIO_DATA_2 SDIO_DATA_2 57 SDIO_DATA_0 SDIO_DA	.TA_0
28 WLAN_ACTIVE RSVD 58 SDIO_DATA_3 SDIO_DA	TA_3
29 VCC3_3 VCC3_3 59 SDIO_DATA_1 SDIO_DA	TA_1
30 GND GND 60 GND GNI)



6.3 Integration Considerations

The following Wi-Fi information should be taken into consideration when integrating the SSD40NBT.

Series resistors are recommended in all six SDIO lines (27-56 ohms typically):

- SDIO_CLK
- SDIO_CMD
- SDIO_DATA_0
- SDIO_DATA_1
- SDIO DATA 2
- SDIO_DATA_3

Note: Although these values may vary with the properties of your host interface and the PCB, they are a reasonable starting point.

Note: The series resistors in the SDIO bus provide several design benefits:

- If a host controller has too high of a drive strength, then bus ringing may result. Series resistors can reduce this ringing on the I/O lines.
- Adding 27-56 ohms of series resistance on the SDIO bus will reduce sharp transitional edges, which may reduce EMI.
- Having the series resistors in the PCB layout allows for design flexibility; If they are later found to be unnecessary, zero (0) ohm jumpers may be used in their place



7 MECHANICAL SPECIFICATIONS

7.1 Connector Overview

MSD40NBT connector: Molex 54722-0607 60-pin connector

Mating connector (on board): Molex 55560-0607 60-pin connector




Figure 9: Mechanical Drawing

7.1.1 MSD40NBT Attached to T-Board



Figure 10: MSD40NBT attached to T-board

Americas: +1-800-492-2320 Europe: +44-1628-858-940 Hong Kong: +852 2923 0610



7.2 Mounting

The SDC-MSD40NBT connects to the host via a 60-pin connector. In addition, there are three mounting holes used to secure the device to the host using 2 mm mounting screws.

Summit recommends a 1.5 mm metal spacer (bushing) with a conductive mounting screw to connect the exposed ground pads of the radio circuit board to the host ground plane. A 1.5 mm conductive metal spacer with a maximum OD of 4 mm maximizes grounding of the radio and helps to reduce emissions from the radio circuit board. The spacer may also prevent the MSD board from slanting and breaking the connection to the host device when the board is attached to the host.




Figure 11: Mounting Recommendations

8 RF LAYOUT DESIGN GUIDELINES

The following is a list of RF layout design guidelines and recommendation when installing a Summit radio into your device.

- Do not run antenna cables directly above or directly below the radio.
- Do not place any parts or run any high speed digital lines below the radio.
- If there are other radios or transmitters located on the device (such as a Bluetooth radio), place the devices as far apart from each other as possible.
- Ensure that there is the maximum allowable spacing separating the antenna connectors on the Summit radio from the antenna. In addition, do not place antennas directly above or directly below the radio.
- Summit recommends the use of a double shielded cable for the connection between the radio and the antenna elements.
- Summit has provided three plated mounting holes that can be used for grounding. When additional ground plane is required, you may use some or all of these grounded mounting holes.
- Use proper electro-static-discharge (ESD) procedures when installing the Summit radio module.



9 REGULATORY

Note: For complete regulatory information, refer to the MSD40NBT Regulatory Information document which is also available from the MSD40NBT product page.

The MSD40NBT holds current certifications in the following countries:

Country/Region	Regulatory ID
USA (FCC)	TWG-SDCMSD40NBT
EU	N/A
Canada (ISED)	6616A-SDCMSD40NBT
Taiwan (NCC)	CCAB12LP1340T9
Australia	N/A
New Zealand	N/A



10 BLUETOOTH SIG APPROVALS

10.1 Subsystem Combinations

This application note covers the procedure for generating a new Declaration ID for a Subsystem combination on the Bluetooth SIG website. In the instance of subsystems, a member can combine two or more subsystems to create a complete Bluetooth End Product solution.

The following is a sample subsystem listings to use as a reference:

Design Name	Owner	Declaration ID	Link to listing on the SIG website
MSD40NBT	Laird	B019705	https://www.bluetooth.org/tpg/QLI_viewQDL.cfm?qid=19705
Windows 8 (Host Subsystem)	Microsoft Corporation	B012854	https://www.bluetooth.org/tpg/QLI_viewQDL.cfm?qid=12854

10.2 Assumptions

This procedure assumes that the member is simply combining two subsystems to create a new design, without any modification to the existing, qualified subsystems. This is achieved by using the listing interface on the Bluetooth SIG website. Figure 12 shows the basic subsystem combination of a controller and host subsystem. The controller provides the RF/BB/LM and HCI layers, with the host providing L2CAP, SDP, GAP, RFCOMM/SPP and any other specific protocols and profiles existing in the host subsystem listing. The design may also include a profile subsystem.




Figure 12: Basic subsystem combination of a controller and host subsystem

The Qualification Process requires each company to registered as a member of the Bluetooth SIG – www.bluetooth.org

The following link provides a link to the Bluetooth Registration page:

https://www.bluetooth.org/login/register/

For each Bluetooth design it is necessary to purchase a Declaration ID. This can be done before starting the new qualification, either through invoicing or credit card payment. The fees for the Declaration ID will depend on your membership status, please refer to the following webpage:

https://www.bluetooth.org/en-us/test-qualification/qualification-overview/fees

For a detailed procedure of how to obtain a new Declaration ID for your design, please refer to the following SIG document: https://www.bluetooth.org/DocMan/handlers/DownloadDoc.ashx?doc_id=283698&vId=317486



To start the listing, go to: https://www.bluetooth.org/tpg/QLI_SDoc.cfm

In step 1, select **Reference a Qualified Design** and enter the Declaration IDs of each subsystem used in the End Product design. You can then select your pre-paid Declaration ID from the drop down menu or go to the Purchase Declaration ID page, (please note that unless the Declaration ID is pre-paid or purchased with a credit card, it will not be possible to proceed until the SIG invoice is paid.

Once all the relevant sections of step 1 are complete, complete steps 2, 3, and 4 as described in the help document. Your new Design will be listed on the SIG website and you can print your Certificate and DoC.

For further information please refer to the following training material:

https://www.bluetooth.org/en-us/test-qualification/qualification-overview/listing-process-updates

11 ADDITIONAL ASSISTANCE

Please contact your local sales representative or our support team for further assistance:

Laird Connectivity

Support Centre: https://www.lairdconnect.com/resources/support

Email: wireless.support@lairdconnectivity.com

Phone: Americas: +1-800-492-2320

Europe: +44-1628-858-940 Hong Kong: +852 2923 0610

Web: https://www.lairdconnect.com/products

Note: Information contained in this document is subject to change.

© Copyright 2020 Laird Connectivity. All Rights Reserved. Patent pending. Any information furnished by Laird Connectivity and its agents is believed to be accurate and reliable. All specifications are subject to change without notice. Responsibility for the use and application of Laird Connectivity materials or products rests with the end user since Laird Connectivity and its agents cannot be aware of all potential uses. Laird Connectivity makes no warranties as to non-infringement nor as to the fitness, merchantability, or sustainability of any Laird Connectivity materials or products for any specific or general uses. Laird Connectivity or any of its affiliates or agents shall not be liable for incidental or consequential damages of any kind. All Laird Connectivity products are sold pursuant to the Laird Connectivity Terms and Conditions of Sale in effect from time to time, a copy of which will be furnished upon request. Nothing herein provides a license under any Laird Connectivity or any third-party intellectual property right.

Americas: +1-800-492-2320 Europe: +44-1628-858-940 Hong Kong: +852 2923 0610

MSD40NBT Datasheet



Americas: +1-800-492-2320 Europe: +44-1628-858-940 Hong Kong: +852 2923 0610



12 APPENDIX A: SCHEMATIC

The following SDC-MSD40NBT schematic may be used as a reference.

