


# BL54L15u devboard

- Sheet 1: Connections
- Sheet 2: History
- Sheet 3: BL54L15u
- Sheet 4: Debugger MCU
- Sheet 5: Level Shifters
- Sheet 6: Misc
- Sheet 7: Power Supply
- Sheet 8: Connectors



✘ The No ERC object is a design directive.  
This directive is placed on a node in the circuit to suppress harmless warnings and/or error violation conditions that are detected when the schematic project is compiled.

Board fiducials + + +

PCB1  
Ezurio, 750-00032

Approvals		Date	
Drawn:	RK, AL	8 July 2024	
Checked:	RK, AC	25 July 2024	
Approved:	AC	25 July 2024	

3F-1, No.145, Xianzheng 9th Rd, Zhubei City,  
Hsinchu County 30251, Taiwan (R.O.C.)  
Phone: +886-3-552-9695  
www.ezurio.com





Title: Schematic, BL54L15u Module Dev Board, Chip Antenna				
Sheet Name: <b>connections</b>	Project Number: 941-00032	Assembly Number: 940-00078	Drawing Number: 940-00078-SCH	Rev. <b>3-1</b>
File: 940-00078-SCH[connections].SchDoc	Customer: Internal	Last Modified: 5/26/2026 PM 03:15:19	Size: <b>B</b>	Sheet: 1 of 8

This document and all information contained within are the exclusive, confidential and proprietary property of Ezurio PLC (hereafter, "Ezurio"). It is not to be reproduced, nor is it or any portion of it to be used by or disclosed to any other individual or legal entity, without the prior, written approval of Ezurio. Furthermore, the information contained within this document is also to be handled in accordance with any and all confidentiality agreements between Ezurio and the receiver or user of this document. © Copyright 2024, Ezurio. All rights reserved.


DATE	REVISION	INITIALS	DESCRIPTION
8July2024	1.0 (EVT1)	RK, AL	EVT1 SCH (based on BL54L15 devboard DVT1 (rev2.0)).
18Sep2024	2-0 (DVT1)	RK, AL	1. Adjust the definition of module pins 1,3,4,5,7,9,11 2. Re-name P5V0 to 5V0 so U5pin1 LDO receives a voltage. 3. Updated the schematic based on Nordic's new design.
12Dec2024 25Dec2024	2-1 (DVT2)	LC, AL	1. Correct the pin4 and pin5 network names of U14 2. Change C41 to NOPOP 3. Add alternative to U12 (TI/ TCA9406YZPR) 4. Change L1 to 0 ohm (YAGEO/ RC0402FR-070RL)
19Mar2025	2-2	LC , AL	1. Change R41 and R42 to 200k/0402 (YAGEO, RC0402FR-07200KL) 2. Change U14 to TI, TXS0102DCU
29May2025	3-0 (PVT)	LC , AL	Fix mikroE SPI device coexistence issue: 1. Change U11 to TXS0102DCU 2. Change R10, R11, R12, R27 to NOPOP
26May2026	3-1	AL	This revision adds the SEGGER logo to the PCB.

Approvals		Date		 3F-1, No.145, Xianzheng 9th Rd, Zhubei City, Hsinchu County 30251, Taiwan (R.O.C.) Phone: +886-3-552-9695 www.ezurio.com	
Drawn:	RK, AL	8July2024			
Checked:	RK, AC	25July2024			
Approved:	AC	25July2024			
Title: Schematic, BL54L15u Module Dev Board, Chip Antenna					
Sheet Name: <i>history</i>		Project Number: 941-00032	Assembly Number: 940-00078	Drawing Number: 940-00078-SCH	Rev. <b>3-1</b>
File: 940-00078-SCH(history)SchDoc	Customer: Internal	Last Modified: 5/26/2026 PM 03:15:19	Size: <b>B</b>	Sheet: 2 of 8	

This document and all information contained within are the exclusive, confidential and proprietary property of Ezurio P.L.C. or other subsidiary of Ezurio P.L.C. (hereafter, "Ezurio"). It is not to be reproduced, nor is it or any portion of it to be used by or disclosed to any other individual or legal entity, without the prior, written approval of Ezurio. Furthermore, the information contained within this document is also to be handled in accordance with any and all confidentiality agreements between Ezurio and the receiver or user of this document. © Copyright 2024, Ezurio. All rights reserved.



Port	Wakeup source	Extra drive strength (E0E1)	Pin sense/detect	GPIOTE	Maximum speed [MHz]
P0	Yes	No	Yes	Yes	8
P1	Yes	No	Yes	Yes	8
P2	No	Yes	No	No	64



Title: Schematic, BL54L15u Module Dev Board, Chip Antenna

Sheet Name: BL54L15u

Project Number: 941-00032

Assembly Number: 940-00078

Drawing Number: 940-00078-SCH

Rev: 3-1

File: 940-00078-SCH|BL54L15u|SchDoc

Customer: Internal


Last Modified: 5/26/2026 PM 03:15:19

Size: B

Sheet: 3 of 8

This document and all information contained within are the exclusive, confidential and proprietary property of Ezurio PLC or other subsidiary of Ezurio PLC (hereafter "Ezurio"). It is not to be reproduced, nor is it or any portion of it to be used by or disclosed to any other individual or legal entity without the prior, written approval of Ezurio. Furthermore, the information contained within this document is also to be handled in accordance with any and all confidentiality agreements between Ezurio and the receiver or user of this document. © Copyright 2024, Ezurio. All rights reserved.

### Interface MCU



DECF chip pin is No connect on Nordic PDK.


U2C	
SWD3_IO	N1
SWD3_CLK	R1
SWD3_SWO	W1
SWD3_RESET	AA1
VMEAS_CH1	V2
	Y2
	AB2
	AD2
	AH2
	AJ1
	AK2
	AK4
	AK6
UART0_RTS	AL5
	AK8
UART0_CTS	AK10
	AL9
TP7	AK12
	AK14
UART1_RTS	AL13
	AK16
UART1_CTS	AK18
	AK20
DBGR_BUTTON	AL27
	AK28
DBGR_LED	AL29
	AK30
	AE31
UART0_TxD	U31
SWDO_SEL	B24
SWDO_RESET	B22

Nordic, nRF5340-QKAA


U2D	
TPWIO_SDA	M2
TPWIO_SCL	P2
	AE1
	AF2
UART0_RxD	AL19
	AK22
UART1_RxD	AL21
	AK24
UART1_TxD	AL23
	AK26
	R31
SWDO_SWO	B20
SWDO_CLK	B18
LED_PWR_CTRL	A17
	B16
	B14

Nordic, nRF5340-QKAA


### Interface MCU Programming Connector




### LED



### Ports



Board TWI




Title: Schematic, BL54L15u Module Dev Board, Chip Antenna

Sheet Name: <b>debugger_mcu</b>	Project Number: 941-00032	Assembly Number: 940-00078	Drawing Number: 940-00078-SCH
File: 940-00078-SCH(debugger_mcu)SchDoc	Customer: Internal	Last Modified: 5/26/2026 PM 03:15:20	Size: B

Rev. **3-1**  
Sheet: 4 of 8

This document and all information contained within are the exclusive, confidential and proprietary property of Ezurio PLC, or other subsidiary of Ezurio PLC (hereafter "Ezurio"). It is not to be reproduced, nor is it or any portion of it to be used by or disclosed to any other individual or legal entity without the prior, written approval of Ezurio. Furthermore, the information contained within this document is also to be handled in accordance with any and all confidentiality agreements between Ezurio and the receiver or user of this document. © Copyright 2024, Ezurio. All rights reserved.

Level Shifters



Flow control and Interface control signal controlled IMCU

A-port supply voltage  
 $1.2\text{ V} \leq V_{CCA} \leq 3.6\text{ V}$   
 $\& V_{CCA} \leq V_{CCB}$






MAX 70pF load!  
 MIN 50kohm pullup/pulldowns!  
 OE LOW until power applied!

SWD0 ON: R80 fit, R78 Nopop (default).  
 SWD0 OFF: R80 Nopop, R78 fit.



Title: Schematic, BL54L15u Module Dev Board, Chip Antenna				
Sheet Name: level_shifters	Project Number: 941-00032	Assembly Number: 940-00078	Drawing Number: 940-00078-SCH	Rev. 3-1
File: 940-00078-SCH[level_shifters].SchDoc	Customer: Internal	Last Modified: 5/26/2026 PM 03:15:20	Size: B	Sheet: 5 of 8

This document and all information contained within are the exclusive, confidential and proprietary property of Ezurio PLC, or other subsidiary of Ezurio PLC (hereafter "Ezurio"). It is not to be reproduced, nor is it or any portion of it to be used by or disclosed to any other individual or legal entity without the prior, written approval of Ezurio. Furthermore, the information contained within this document is also to be handled in accordance with any and all confidentiality agreements between Ezurio and the receiver or user of this document. © Copyright 2024, Ezurio. All rights reserved.




		Title: Schematic, BL54L15u Module Dev Board, Chip Antenna			
		Sheet Name: misc	Project Number: 941-00032	Assembly Number: 940-00078	Drawing Number: 940-00078-SCH
File: 940-00078-SCH[misc]SchDoe	Customer: Internal	Last Modified: 5/26/2026 PM 03:15:20	Size: B	Sheet: 6 of 8	

This document and all information contained within are the exclusive, confidential and proprietary property of Ezurio PLC or other subsidiary of Ezurio PLC (hereafter "Ezurio"). It is not to be reproduced, nor is it or any portion of it to be used by or disclosed to any other individual or legal entity without the prior, written approval of Ezurio. Furthermore, the information contained within this document is also to be handled in accordance with any and all confidentiality agreements between Ezurio and the receiver or user of this document. © Copyright 2024, Ezurio. All rights reserved.

### Power management

nPM1300 settings:

- VOUT1: 1.2V - 1.8V, max 200mA
- VOUT2: 1.8V - 3.3V, max 200mA
- VOUTLDO1: 1.2V - 1.8V, max 50mA
- VOUTLDO2: 1.2V - 1.8V, max 50mA



Power domain overview:

VDDM_nRF	Main input power for nRF54L15
VDD_nRF	Main input power for nRF54L15, 1.7V to 2.6V
VDDIO	VDD_nRF used for IO supply
VDD_DBGR	IMCU VDD tapped from VDDIO
VBUS	USB VBUS after power switch
VBUSOUT	VBUSOUT from nPM1300, used by IMCU
5V0	5V VSYS (VBUS) used for input to Buck regulators
3V3	Regulated 3.3V for LEDs

Table 18: Configuring default VOUT1 using an external resistor

Symbol	Nominal resistance	Startup output voltage, VOUT1
R <sub>VSET1</sub>	<100 Ω (grounded)	0 V (OFF)
	4.7 kΩ	1.0 V
	10 kΩ	1.2 V
	22 kΩ	1.5 V
	47 kΩ	1.8 V
	68 kΩ	2.0 V
	100 kΩ	2.2 V
	150 kΩ	2.5 V
	250...500 kΩ	2.7 V

Table 19: Configuring default VOUT2 using an external resistor

Symbol	Nominal resistance	Startup output voltage, VOUT2
R <sub>VSET2</sub>	<100 Ω (grounded)	0 V (OFF)
	4.7 kΩ	1.8 V
	10 kΩ	2.0 V
	22 kΩ	2.2 V
	47 kΩ	2.4 V
	68 kΩ	2.5 V
	100 kΩ	2.7 V
	150 kΩ	3.0 V
	250...500 kΩ	3.3 V


Main power source:

Powering nRF54L15 with nPM1300 Buck:

VOUT range:  
1.0V - 3.3V @ 200mA  
+5%  
5mVpp ripple  
Fsw: 3.6MHz

nPM1300 settings:

- VOUT1 set to 1V8
- VOUT2 set to 3.3V
- VOUT1 and VOUT2 enable in and forced in PWM mode
- VOUT1 and VOUT2 output discharge enable




Title: Schematic, BL54L15u Module Dev Board, Chip Antenna


Sheet Name: power_supply	Project Number: 941-00032	Assembly Number: 940-00078	Drawing Number: 940-00078-SCH	Rev. 3-1
File: 940-00078-SCH[power_supply].SchDoc	Customer: Internal	Last Modified: 5/26/2026 PM 03:15:20	Size: B	Sheet: 7 of 8

This document and all information contained within are the exclusive, confidential and proprietary property of Ezurio PLC, or other subsidiary of Ezurio PLC (hereafter "Ezurio"). It is not to be reproduced, nor is it or any portion of it to be used by or disclosed to any other individual or legal entity without the prior, written approval of Ezurio. Furthermore, the information contained within this document is also to be handled in accordance with any and all confidentiality agreements between Ezurio and the receiver or user of this document. © Copyright 2024, Ezurio. All rights reserved.


### Debug OUT Connector



### Debug IN Connector




### NFCT Antenna Connector




### GND probe point





### Debugger USB Connector




### Trace connector






TXS0102 device has 10-kΩ internal pullup resistors. External pullup resistors can be added to reduce the total RC of a signal trace if necessary. TXS0102 for interfacing with open-drain drivers on the data I/Os such as I2C.



### Qwiic connector



### MikroE Socket



Title: Schematic, BL54L15u Module Dev Board, Chip Antenna				
Sheet Name: connectors	Project Number: 941-00032	Assembly Number: 940-00078	Drawing Number: 940-00078-SCH	Rev. 3-1
File: 940-00078-SCH[connectors]SchDoc	Customer: Internal	Last Modified: 5/26/2026 PM 03:15:20	Size: B	Sheet: 8 of 8

This document and all information contained within are the exclusive, confidential and proprietary property of Ezurio PLC, or other subsidiary of Ezurio PLC (hereafter "Ezurio"). It is not to be reproduced, nor is it or any portion of it, to be used by or disclosed to any other individual or legal entity without the prior, written approval of Ezurio. Furthermore, the information contained within this document is also to be handled in accordance with any and all confidentiality agreements between Ezurio and the receiver or user of this document. © Copyright 2024, Ezurio. All rights reserved.